

# **TC835**

## Personal Computer Data Acquisition A/D Converter

#### Features

- Upgrade of Pin-Compatible TC7135, ICL7135
- 200 kHz Operation
- Single 5V Operation With TC7660
- Multiplexed BCD Data Output
- UART and Microprocessor Interface
- Control Outputs for Auto-Ranging
- Input Sensitivity: 100 µV
- No Sample and Hold Required

#### Applications

- Personal Computer Data Acquisition
- Scales, Panel Meters, Process Controls
- HP-IL Bus Instrumentation

#### **General Description**

The TC835 is a low power, 4-1/2 digit (0.005% resolution), BCD analog-to-digital converter (ADC) that has been characterized for 200 kHz clock rate operation. The five conversions per second rate is nearly twice as fast as the ICL7135 or TC7135. The TC835, like the TC7135, does not use the external diode resistor rollover error compensation circuits required by the ICL7135.

The multiplexed BCD data output is perfect for interfacing to personal computers. The low cost, greater than 14-bit high-resolution and 100  $\mu$ V sensitivity makes the TC835 exceptionally cost-effective.


Microprocessor-based data acquisition systems are supported by the BUSY and STROBE outputs, along with the RUN/HOLD input of the TC835. The OVERRANGE, UNDERRANGE, BUSY and RUN/ HOLD control functions, plus multiplexed BCD data outputs, make the TC835 the ideal converter for microprocessor-based scales, measurement systems and intelligent panel meters.

The TC835 interfaces with full function LCD and LED display decoder/drivers. The UNDERRANGE and OVERRANGE outputs may be used to implement an auto-ranging scheme or special display functions.

#### Address Bus Control +5V Data Bus ╢┝ V+REF CAF +15V -15V BUF HCTS157 Α7 PAC 1B 2B 3B S POL 1 Y OR UR D5 B8 PA1 PA2 2Y 3Y INT DG529 Channel 1 INPUT-1A 2A 3A $D_A$ Channel 2 R 6522 P TC835 B2 DB OChannel 3 PA3 B1 WR Channel 4 V PA4 D1 o REF Voltage ΕN $A_0$ A<sub>1</sub> PA5 D2 Input Differential PA6 D3 Analog Multiplexer PA7 D4 CA1 STB R/H CA2 F<sub>IN</sub> DGND FIN O -5V PB0 PB1 PB2 PB3 **Channel Selection**

#### **Typical Application**





### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings†

Positive Supply Voltage	+6V
Negative Supply Voltage	9V
Analog Input Voltage (Pin 9 or 10)	V+ to V- (Note 2)
Reference Input Voltage (Pin 2)	V+ to V–
Clock Input Voltage	0V to V <sup>+</sup>
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Package Power Dissipation ( $T_A \leq 70^{\circ}C$ )	
28-Pin Plastic DIP	1.14Ω
44-Pin MQFP	1.00Ω
64-Pin MQFP	1.14Ω

† Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operation sections of the specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **DC CHARACTERISTICS**

Electrical Specifications: Unless otherwise specified, T <sub>A</sub> = +25°C, F <sub>CLOCK</sub> = 200 kHz, V+ = +5V, V- = -5V.							
Parameter	Sym	Min	Тур	Max	Unit	Conditions	
Analog							
Display Reading with Zero Volt Input		-0.0000	±0.0000	+0.0000	Display Reading	Note 3, Note 4	
Zero Reading Temperature Coefficient	TCZ	—	0.5	2	μV/°C	V <sub>IN</sub> = 0V, (Note 5)	
Full-Scale Temperature Coefficient	TC <sub>FS</sub>	-	—	5	ppm/°C	V <sub>IN</sub> = 2V; (Note 5, Note 6	
Nonlinearity Error	NL	—	0.5	1	Count	Note 7	
Differential Linearity Error	DNL	_	0.01	—	LSB	Note 7	
Display Reading in Ratiometric Operation		+0.9995	+0.9998	+1.0000	Display Reading	V <sub>IN</sub> = V <sub>REF</sub> , (Note 3)	
± Full Scale Symmetry Error (Rollover Error)	±FSE	—	0.5	1	Count	-V <sub>IN</sub> = +V <sub>IN</sub> , (Note 8)	
Input Leakage Current	I <sub>IN</sub>	—	1	10	pА	Note 4	
Noise	e <sub>N</sub>	—	15		μV <sub>P-P</sub>	Peak-to-Peak Value not Exceeded 95% of Time	
Digital							
Input Low Current	IIL	—	10	100	μA	$V_{IN} = 0V$	
Input High Current	I <sub>IH</sub>	—	0.08	10	μA	$V_{IN} = +5V$	
Output Low Voltage	V <sub>OL</sub>	_	0.2	0.4	V	I <sub>OL</sub> = 1.6 mA	
Output High Voltage;	V <sub>OH</sub>	2.4	4.4	5	V	I <sub>OH</sub> = 1 mA	
B <sub>1</sub> , B <sub>2</sub> , B <sub>4</sub> , B <sub>8</sub> , D <sub>1</sub> _D <sub>5</sub> Busy, Polarity, Overrange, Underrange, Strobe		4.9	4.99	5	V	I <sub>OH</sub> = 10 μA	
Clock Frequency	f <sub>CLK</sub>	0	200	1200	kHz	Note 10	

**Note 1:** Functional operation is not implied.

2: Limit input current to under 100 µA if input voltages exceed supply voltage.

**3:** Full scale voltage = 2V.

4: V<sub>IN</sub> = 0V.

 $\label{eq:constraint} \textbf{5:} \quad 0^{\circ}C \leq T_A \leq +70^{\circ}C.$ 

6: External reference temperature coefficient less than 0.01ppm/°C.

7:  $-2V \le V_{IN} \le +2V$ . Error of reading from best fit straight line.

8: |V<sub>IN</sub>| = 1.9959.

**9:** Test circuit shown in Figure 6-7.

**10:** Specification related to clock frequency range over which the TC835 correctly performs its various functions. Increased errors result at higher operating frequencies.

## **DC CHARACTERISTICS (CONTINUED)**

Electrical Specifications: Unless otherwise specified, T <sub>A</sub> = +25°C, F <sub>CLOCK</sub> = 200 kHz, V+ = +5V, V- = -5V.							
Parameter	Sym	Min	Тур	Max	Unit	Conditions	
Power Supply	1		1				
Positive Supply Voltage	V+	4	5	6	V		
Negative Supply Voltage	V–	-3	-5	-8	V		
Positive Supply Current	l+		1	3	mA	f <sub>CLK</sub> = 0Hz	
Negative Supply Current	I–	_	0.7	3	mA	f <sub>CLK</sub> = 0Hz	
Power Dissipation	PD	_	8.5	30	mΩ	f <sub>CLK</sub> = 0Hz	

Note 1: Functional operation is not implied.

2: Limit input current to under 100 µA if input voltages exceed supply voltage.

**3:** Full scale voltage = 2V.

4: V<sub>IN</sub> = 0V.

 $\textbf{5:} \quad 0^{\circ}C \leq T_A \leq +70^{\circ}C.$ 

6: External reference temperature coefficient less than 0.01ppm/°C.

7:  $-2V \le V_{IN} \le +2V$ . Error of reading from best fit straight line.

8: |V<sub>IN</sub>| = 1.9959.

**9:** Test circuit shown in Figure 6-7.

**10:** Specification related to clock frequency range over which the TC835 correctly performs its various functions. Increased errors result at higher operating frequencies.

## 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

#### TABLE 2-1: PIN FUNCTION TABLE

Pin Number 28-Pin PDIP	Symbol	Description
1	V-	Negative power supply input.
2	REF IN	External reference input.
3	ANALOG COMMON	Reference point for REF IN.
4	INT OUT	Integrator output. Integrator capacitor connection.
5	AZ IN	Auto zero input. Auto zero capacitor connection.
6	BUFF OUT	Analog input buffer output. Integrator resistor connection.
7	C <sub>REF</sub> -	Reference capacitor input. Reference capacitor negative connection.
8	C <sub>REF</sub> +	Reference capacitor input. Reference capacitor positive connection.
9	-INPUT	Analog input. Analog input negative connection.
10	+INPUT	Analog input. Analog input positive connection.
11	V+	Positive power supply input.
12	D5	Digit drive output. Most Significant Digit (MSD)
13	B1	Binary Coded Decimal (BCD) output. Least Significant Bit (LSB)
14	B2	BCD output.
15	B4	BCD output.
16	B8	BCD output. Most Significant Bit (MSB)
17	D4	Digit drive output.
18	D3	Digit drive output.
19	D2	Digit drive output.
20	D1	Digit drive output. Least Significant Digit (LSD)
21	BUSY	Busy output. At the beginning of the signal-integration phase, BUSY goes High and remains High until the first clock pulse after the integrator zero crossing.
22	CLOCK IN	Clock input. Conversion clock connection.
23	POLARITY	Polarity output. A positive input is indicated by a logic High output. The polarity output is valid at the beginning of the reference integrate phase and remains valid until determined during the next conversion.
24	DGND	Digital logic reference input.
25	RUN/HOLD	Run / Hold input. When at a logic High, conversions are performed continuously. A logic Low holds the current data as long as the Low condition exists.
26	STROBE	Strobe output. The STROBE output pulses low in the center of the digit drive outputs.
27	OVERRANGE	Over range output. A logic High indicates that the analog input exceeds the full scale input range.
28	UNDERRANGE	Under range output. A logic High indicates that the analog input is less than 9% of the full scale input range.

## 3.0 DETAILED DESCRIPTION

(All Pin Designations Refer to 28-Pin DIP)

#### 3.1 Dual Slope Conversion Principles

The TC835 is a dual slope, integrating analog-to-digital converter. An understanding of the dual slope conversion technique will aid in following the detailed TC835 operational theory.

The conventional dual slope converter measurement cycle has two distinct phases:

- 1. Input signal integration.
- 2. Reference voltage integration (de-integration).

The input signal being converted is integrated for a fixed time period, with time being measured by counting clock pulses. An opposite polarity constant reference voltage is then integrated until the integrator output voltage returns to zero. The reference integration time is directly proportional to the input signal.

In a simple dual slope converter, a complete conversion requires the integrator output to "ramp-up" and "ramp-down."

A simple mathematical equation relates the input signal, reference voltage and integration time:

#### **EQUATION 3-1:**

$$\frac{1}{R_{INT}C_{INT}}\int_{0}^{T_{INT}}V_{IN}(T)DT = \frac{V_{REF}T_{DEINT}}{R_{INT}C_{INT}}$$

Where:

V<sub>REF</sub> = Reference voltage T<sub>INT</sub> = Signal integration time (fixed) T<sub>DEINT</sub> = Reference voltage integration time (variable)

For a constant V<sub>IN</sub>:

#### EQUATION 3-1:

$$V_{IN} = \frac{V_{REF}T_{DEINT}}{t_{INT}}$$

The dual slope converter accuracy is unrelated to the integrating resistor and capacitor values, as long as they are stable during a measurement cycle. An inherent benefit is noise immunity. Noise spikes are integrated, or averaged, to zero during the integration periods. Integrating ADCs are immune to the large conversion errors that plague successive approximation converters in high noise environments (see Figure 3-1).




FIGURE 3-1: Basic Dual Slope Converter.

#### 3.2 Operational Theory

The TC835 incorporates a system zero phase and integrator output voltage zero phase to the normal two phase dual slope measurement cycle. Reduced system errors, fewer calibration steps and a shorter overrange recovery time result.

The TC835 measurement cycle contains four phases:


- 1. System zero.
- 2. Analog input signal integration.
- 3. Reference voltage integration.
- 4. Integrator output zero.

Internal analog gate status for each phase is shown in Table 3-6.

#### 3.2.1 SYSTEM ZERO

During this phase, errors due to buffer, integrator and comparator offset voltages are compensated for by charging  $C_{AZ}$  (auto zero capacitor) with a compensating error voltage. With a zero input voltage the integrator output will remain at zero.

The external input signal is disconnected from the internal circuitry by opening the two SW<sub>I</sub> switches. The internal input points connect to ANALOG COMMON. The reference capacitor charges to the reference voltage potential through SW<sub>R</sub>. A feedback loop, closed around the integrator and comparator, charges the C<sub>AZ</sub> capacitor with a voltage to compensate for buffer amplifier, integrator and comparator offset voltages (see Figure 3-2).



#### 3.2.2 ANALOG INPUT SIGNAL INTEGRATION

The TC835 integrates the differential voltage between the +INPUT and -INPUT pins. The differential voltage must be within the device Common mode range (-1V from either supply rail, typically). The input signal polarity is determined at the end of this phase (see Figure 3-3).




FIGURE 3-3: Input Signal Integration Phase.

#### 3.2.3 **REFERENCE VOLTAGE** INTEGRATION

The previously charged reference capacitor is connected with the proper polarity to ramp the integrator output back to zero (see Figure 3-4). The digital reading displayed is:

> Reading = 10,000 [Differential Input] V<sub>REF</sub>





FIGURE 3-4: Reference Voltage Integration Cycle.

#### 3.2.4 INTEGRATOR OUTPUT ZERO

This phase guarantees the integrator output is at 0V when the system zero phase is entered and that the true system offset voltages are compensated for. This phase normally lasts 100 to 200 clock cycles. If an overrange condition exists, the phase is extended to 6200 clock cycles (see Figure 3-5).



Phase.

Conversion Cycle Phase	sw <sub>i</sub>	SW <sub>RI</sub> +	SW <sub>RI</sub> -	SWz	SW <sub>R</sub>	SW <sub>1</sub>	SWIZ	Reference Figures
System Zero	—	_	—	Closed	Closed	Closed	_	Figure 3-2
Input Signal Integration	Closed	—	—	_	_	—	_	Figure 3-3
Reference Voltage Integration	_	Closed*	_	_	_	Closed	_	Figure 3-4
Integrator Output Zero	_	_	_	_	_	Closed	Closed	Figure 3-5

\*Note: Assumes a positive polarity input signal. SW<sub>RI</sub> would be closed for a negative input signal.

#### 4.0 ANALOG SECTION FUNCTIONAL DESCRIPTION

#### 4.1 **Differential Inputs**

The TC835 operates with differential voltages within the input amplifier Common mode range. The input amplifier Common mode range extends from 0.5V below the positive supply to 1V above the negative supply. Within this Common mode voltage range, an 86dB Common mode rejection ratio is typical.


The integrator output also follows the Common mode voltage. The integrator output must not be allowed to saturate. An example of a worst case condition would be when a large positive Common mode voltage with a near full scale negative differential input voltage is applied. The negative input signal drives the integrator positive when most of its swing has been used up by the positive Common mode voltage. For these critical applications, the integrator swing can be reduced to less than the recommended 4V full scale swing, with the effect of reduced accuracy. The integrator output can swing within 0.3V of either supply without loss of linearity.

#### 4.2 **Analog Common Input**

ANALOG COMMON is used as the -INPUT return during auto zero and de-integrate. If -INPUT is different from ANALOG COMMON, a Common mode voltage exists in the system. This signal is rejected by the excellent CMRR of the converter. In most applications, -INPUT will be set at a fixed, known voltage (power supply common, for instance). In this application, ANALOG COMMON should be tied to the same point, thus removing the common-mode voltage from the converter. The reference voltage is referenced to ANALOG COMMON.

#### 4.3 **Reference Voltage Input**

The REF IN input must be a positive voltage with respect to ANALOG COMMON. A reference voltage circuit is shown in Figure 4-1.



Reference.

### 5.0 DIGITAL SECTION FUNCTIONAL DESCRIPTION

The major digital subsystems within the TC835 are illustrated in Figure 5-1, with timing relationships shown in Figure 5-2. The multiplexed BCD output data can be displayed on LCD or LED. The digital section is best described through a discussion of the control signals and data outputs.




FIGURE 5-1: Digital Section Functional Diagram.




FIGURE 5-2: Timing Diagrams for Outputs.

#### 5.1 RUN/HOLD Input

When left open, this pin assumes a logic "1" level. With a RUN/HOLD = 1, the TC835 performs conversions continuously, with a new measurement cycle beginning every 40,002 clock pulses.

When RUN/HOLD changes to a logic "0," the measurement cycle in progress will be completed, and data held and displayed as long as the logic "0" condition exists.

A positive pulse (> 300 ns) at RUN/HOLD initiates a new measurement cycle. The measurement cycle in progress when RUN/HOLD initially assumed the logic "0" state must be completed before the positive pulse can be recognized as a single conversion run command.

The new measurement cycle begins with a 10,001-count auto zero phase. At the end of this phase, the busy signal goes high.

### 5.2 STROBE Output

During the measurement cycle, the  $\overline{\text{STROBE}}$  control line is pulsed low five times. The five low pulses occur in the center of the digit drive signals (D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub>, D<sub>5</sub>) (see Figure 5-3).

 $D_5$  (MSD) goes high for 201 counts when the measurement cycles end. In the center of the  $D_5$  pulse, 101 clock pulses after the end of the measurement cycle, the first STROBE occurs for one-half clock pulse. After the  $D_5$  digit strobe,  $D_4$  goes high for 200 clock pulses. The STROBE goes low 100 clock pulses after  $D_4$  goes high. This continues through the  $D_1$  digit drive pulse.

The digit <u>drive signals</u> will continue to permit display scanning. STROBE pulses are not repeated until a new measurement is completed. The digit drive signals will not continue if the previous signal resulted in an overrange condition.

The active low STROBE pulses aid BCD data transfer to UARTs, processors and external latches.




FIGURE 5-3: Strobe Signal Low Five Times Per Conversion.

#### 5.3 BUSY Output

At the beginning of the signal integration phase, BUSY goes high and remains high until the first clock pulse after the integrator zero crossing. BUSY returns to the logic "0" state after the measurement cycle ends in an overrange condition. The internal display latches are loaded during the first clock pulse after BUSY and are latched at the clock pulse end. The BUSY signal does not go high at the beginning of the measurement cycle, which starts with the auto zero cycle.

#### 5.4 **OVERRANGE Output**

If the input signal causes the reference voltage integration time to exceed 20,000 clock pulses, the OVERRANGE output is set to a logic "1." The overrange output register is set when BUSY goes low, and is reset at the beginning of the next reference integration phase.

#### 5.5 UNDERRANGE Output

If the output count is 9% of full scale or less (-1800 counts), the underrange register bit is set at the end of BUSY. The bit is set low at the next signal integration phase.

#### 5.6 POLARITY Output

A positive input is registered by a logic "1" polarity signal. The POLARITY bit is valid at the beginning of Reference Integrate and remains valid until determined during the next conversion.

The POLARITY bit is valid even for a zero reading. Signals less than the converter's LSB will have the signal polarity determined correctly. This is useful in null applications.

#### 5.7 Digit Drive Outputs

Digit drive signals are positive going signals. The scan sequence is  $D_5$  to  $D_1$ . All positive pulses are 200 clock pulses wide, except  $D_5$ , which is 201 clock pulses wide.

All five digits are scanned continuously, unless an overrange condition occurs. In an overrange condition, all digit drives are held low from the final STROBE pulse until the beginning of the next reference integrate phase. The scanning sequence is then repeated. This provides a blinking visual display indication.

#### 5.8 BCD Data Outputs

The binary coded decimal (BCD) bits  $B_8$ ,  $B_4$ ,  $B_2$ ,  $B_1$  are positive-true logic signals. The data bits become active simultaneously with the digit drive signals. In an overrange condition, all data bits are at a logic "0" state.

## 6.0 TYPICAL APPLICATIONS

#### 6.1 Component Value Selection

The integrating resistor is determined by the full-scale input voltage and the output current of the buffer used to charge the integrator capacitor. Both the buffer amplifier and the integrator have a class A output stage, with 100  $\mu$ A of quiescent current. A 20  $\mu$ A drive current gives negligible linearity errors. Values of 5  $\mu$ A to 40  $\mu$ A give good results. The exact value of an integrating resistor for a 20  $\mu$ A current is easily calculated.

#### EQUATION 6-1:

 $R_{INT} = \frac{Full \ scale \ voltage}{20\mu A}$ 

#### 6.1.1 INTEGRATING CAPACITOR

The product of integrating resistor and capacitor should be selected to give the maximum voltage swing that ensures the tolerance buildup will not saturate the integrator swing (approximately 0.3V from either supply). For ±5V supplies and ANALOG COMMON tied to supply ground, a ±3.5V to ±4V full-scale integrator swing is adequate. A 0.10  $\mu F$  to 0.47  $\mu F$  is recommended. In general, the value of C<sub>INT</sub> is given by:

#### EQUATION 6-2:

C	[10,000 x clock period] x I <sub>INT</sub>
C <sub>INT</sub> =	Integrator output voltage swing
_	(10,000) (clock period) (20µA)
_	Integrator output voltage swing

A very important characteristic of the integrating capacitor is that it has low dielectric absorption to prevent rollover or ratiometric errors. A good test for dielectric absorption would be to use the capacitor with the input tied to the reference. This ratiometric condition should read half scale 0.9999, with any deviation probably due to dielectric absorption. Polypropylene capacitors give undetectable errors at reasonable cost. Polystyrene and polycarbonate capacitors may also be used in less critical applications.

#### 6.1.2 AUTO ZERO AND REFERENCE CAPACITORS

The size of the auto zero capacitor has some influence on the noise of the system. A large capacitor reduces the noise. The reference capacitor should be large enough such that stray capacitance to ground from its nodes is negligible.

The dielectric absorption of the reference capacitor and auto zero capacitor are only important at power-on or when the circuit is recovering from an overload. Smaller or cheaper capacitors can be used if accurate readings are not required for the first few seconds of recovery.

#### 6.1.3 REFERENCE VOLTAGE

The analog input required to generate a full scale output is  $V_{IN} = 2V_{REF}$ .

The stability of the reference voltage is a major factor in the overall absolute accuracy of the converter. For this reason, it is recommended that a high-quality reference be used where high-accuracy absolute measurements are being made.

#### 6.2 Conversion Timing

#### 6.2.1 LINE FREQUENCY REJECTION

A signal integration period at a multiple of the 60Hz line frequency will maximize 60Hz "line noise" rejection. A 200 kHz clock frequency will reject 60Hz and 400Hz noise. This corresponds to five readings per second (see Table 6-1 and Table 6-2).

## TABLE 6-1:CONVERSION RATE VS.CLOCK FREQUENCY

Oscillator Frequency (kHz)	Conversion Rate (Conv./Sec.)
100	2.5
120	3
200	5
300	7.5
400	10
800	20
1200	30

## TABLE 6-2:LINE FREQUENCY VS.CLOCK FREQUENCY

Oscillator Frequency	Line Frequency Rejection				
(kHz)	60Hz	50Hz	400Hz		
50.000	•	•	•		
53.333	_	—	•		
66.667	•	_	•		
80.000	_	—	•		
83.333	_	•	•		
100.000	•	•	•		
125.000	—	•	•		
133.333	_	—	•		
166.667	_	—	•		
200.000	•	_	•		
250.000					

The conversion rate is easily calculated:

#### EQUATION 6-3:

Pooding 1/200-	Clock Frequency (Hz)
Reading 1/sec =	4000

#### 6.3 Power Supplies and Grounds

#### 6.3.1 POWER SUPPLIES

The TC835 is designed to work from  $\pm$ 5V supplies. For single +5V operation, a ICL7135 can provide a -5V supply.

#### 6.3.2 GROUNDING

Systems should use separate digital and analog ground systems to avoid loss of accuracy.

#### 6.4 High-Speed Operation

The maximum conversion rate of most dual-slope A/D converters is limited by the frequency response of the comparator. The comparator in this circuit follows the integrator ramp with a 3  $\mu$ s delay, and at a clock frequency of 200 kHz (5  $\mu$ s period), half of the first reference integrate clock period is lost in delay. This means that the meter reading will change from 0 to 1 with a 50  $\mu$ V input, 1 to 2 with 150  $\mu$ V, 2 to 3 at 250  $\mu$ V, etc. This transition at midpoint is considered desirable by most users, however, if the clock frequency is increased appreciably above 200 kHz, the instrument will flash "1" on noise peaks even when the input is shorted.

For many dedicated applications where the input signal is always of one polarity, the delay of the comparator need not be a limitation. Since the nonlinearity and noise do not increase substantially with frequency, clock rates of up to ~1 MHz may be used. For a fixed clock frequency, the extra count or counts caused by comparator delay will be a constant and can be subtracted out digitally.

The clock frequency may be extended above 200 kHz without this error, however, by using a low-value resistor in series with the integrating capacitor. The effect of the resistor is to introduce a small pedestal voltage onto the integrator output at the beginning of the reference integrate phase. By careful selection of the ratio between this resistor and the integrating resistor (a few tens of ohms in the recommended circuit), the comparator delay can be compensated and the maximum clock frequency extended by approximately a factor of 3. At higher frequencies, ringing and second-order breaks will cause significant nonlinearities in the first few counts of the instrument.


The minimum clock frequency is established by leakage on the auto zero and reference capacitors. With most devices, measurement cycles as long as 10 seconds give no measurable leakage error.

The clock used should be free from significant phase or frequency jitter. Several suitable low-cost oscillators are shown in **Section 6.0 "Typical Applications"**, Typical Applications. The multiplexed output means that if the display takes significant current from the logic supply, the clock should have good PSRR.


### 6.5 Zero Crossing Flip-Flop


The flip flop interrogates the data once every clock pulse after the transients of the previous clock pulse and half-clock pulse have died down. False zero crossings caused by clock pulses are not recognized. Of course, the flip flop delays the true zero crossing by up to one count in every instance. If a correction were not made, the display would always be one count too high.

Therefore, the counter is disabled for one clock pulse at the beginning of the reference integrate (de-integrate) phase. This one-count delay compensates for the delay of the zero crossing flip flop and allows the correct number to be latched into the display. Similarly, a one-count delay at the beginning of auto zero gives an overload display of 0000 instead of 0001. No delay occurs during signal integrate, so that true ratiometric readings result.












FIGURE 6-6: 4-1/2 Digit ADC with Multiplexed Common Cathode LED Display.





FIGURE 6-7: Test Circuit.


## 7.0 PACKAGING INFORMATION


#### 7.1 Package Marking Information

28-Pin PDIP (Wide)





Example:





64-Pin MQFP






Example:



Legen	d: XXX	Customer-specific information				
	Y	Year code (last digit of calendar year)				
	YY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	e3	Alphanumeric traceability code				
	es	Pb-free JEDEC designator for Matte Tin (Sn)				
	*	This package is Pb-free. The Pb-free JEDEC designator (e3)				
		can be found on the outer packaging for this package.				
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will				
	be carried over to the next line, thus limiting the number of available characters for customer-specific information.					



For the most current package drawings, please see the Microchip Packaging Specification located at

#### 28-Lead Plastic Dual In-Line (PI) – 600 mil Body [PDIP]

http://www.microchip.com/packaging

	Units	INCHES		
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	A	_	_	.250
Molded Package Thickness	A2	.125	_	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	E	.590	_	.625
Molded Package Width	E1	.485	_	.580
Overall Length	D	1.380	_	1.565
Tip to Seating Plane	L	.115	_	.200
Lead Thickness	с	.008	_	.015
Upper Lead Width	b1	.030	_	.070
Lower Lead Width	b	.014	_	.022
Overall Row Spacing §	eB	_	_	.700

#### Notes:

Note:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-079B

#### 44-Lead Plastic Metric Quad Flatpack (KW) – 10x10x2 mm Body, 3.20 mm [MQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Units MILL		LIMETERS	
	Dimension Limits	MIN	MAX		
Number of Leads	N	44			
Lead Pitch	e	0.80 BSC			
Overall Height	A	2.4			
Molded Package Thickness	A2	1.80	2.00	2.20	
Standoff §	A1	0.00	_	0.25	
Foot Length	L	0.73	1.03		
Footprint	L1	1.60 REF			
Foot Angle	φ	0°	7°		
Overall Width	E	13.20 BSC			
Overall Length	D	13.20 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.11	-	0.23	
Lead Width	b	0.29	_	0.45	
Mold Draft Angle Top	α	5°	_	16°	
Mold Draft Angle Bottom	β	5° – 16°			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

5. § Significant Characteristic.

Microchip Technology Drawing C04-071B

#### 64-Lead Plastic Metric Quad Flatpack (BU) – 14x14x2.7 mm Body, 3.20 mm [MQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
	Dimension Limits	MIN	MIN NOM MAX		
Number of Leads	N	64			
Lead Pitch	e	0.80 BSC			
Overall Height	A	– – 3.1			
Molded Package Thickness	A2	2.50	2.70	2.90	
Standoff §	A1	0.00	0.25		
Overall Width	E	17.20 BSC			
Molded Package Width	E1	14.00 BSC			
Overall Length	D	17.20 BSC			
Molded Package Length	D1	14.00 BSC			
Foot Length	L	0.73 0.88 1.03			
Footprint	L1	1.60 REF			
Foot Angle	φ	0°	_	7°	
Lead Thickness	С	0.11	-	0.23	
Lead Width	b	0.29	_	0.45	
Mold Draft Angle Top	α	5°	_	16°	
Mold Draft Angle Bottom	β	5° – 16°			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.


5. § Significant Characteristic.

6. Formerly TelCom PQFP package.

Microchip Technology Drawing C04-022B

#### 64-Lead Plastic Metric Quad Flatpack (BU) – 14x14x2.7 mm Body, 3.20 mm [MQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		16.10	
Contact Pad Spacing	C2		16.10	
Contact Pad Width (X64)	X1			0.55
Contact Pad Length (X64)	Y1			1.80
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2022A

## APPENDIX A: REVISION HISTORY

#### **Revision C (November 2007)**

The following is the list of modifications:

- 1. DC Characteristics: Changed "Display Reading in Ratiometric Operation" from +0.9996 to +0.9995.
- 2. Updates package marking information for pbfree markings.
- 3. Updated package outline drawings and added landing pattern to applicable package outline drawing.

#### Revision B (May 2002)

The following is the list of modifications:

1. Undocumented changes

#### **Revision A (April 2002)**

• Original Release of this Document.

NOTES:

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x /xx	Ex	amples:	
	perature Package ange	a)	TC835CBU:	4-1/2 Digit BCD A/D, 64LD MQFP package.
		b)	TC835CKW:	4-1/2 Digit BCD A/D, 44LD MQFP package.
Device	TC835: 4-1/2 Digit BCD A/D for PC Data Acq.	c)	TC835CPI:	4-1/2 Digit BCD A/D, 28LD PDIP package.
Temperature Range	$C = 0^{\circ}C \text{ to } +70^{\circ}C$			
Package	PI=Plastic DIP, (600 mil Body), 28-leadKW=Plastic Metric Quad Flatpack, (MQFP), 44-leadBU=Plastic Metric Quad Flatpack, (MQFP), 64-lead			

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$  2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Shunde** Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820